

**AMENDMENT AND RESPONSE****PAGE 2**

Serial No.: 09/992,880

Attorney Docket No. 125.014US01

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

**IN THE CLAIMS**

1. (Original) A method of forming a contact opening through a dielectric layer overlaying an oxide layer in an integrated circuit, the method comprising:

forming a layer of mask material overlaying the dielectric layer;

patterning the layer of mask material to expose a pre-selected portion of the dielectric layer; and

forming anisotropic contact openings that extend through the layer of dielectric and the layer of oxide using a dry etch with a single mask.

2. (Original) The method of claim 1, further comprising:

removing the layer of mask material.

3. (Original) The method of claim 1, wherein the mask material is photo resist mask material.

4. (Original) The method of claim 1, wherein the patterning of the layer of mask material further comprises:

removing a portion of the mask material adjacent a portion of the dielectric layer where the contact opening is to be formed.

5. (Original) The method of claim 1, wherein the dry etch used is a reactive ion dry etch.

6-7 (Withdrawn)

8. (Original) The method of claim 1, wherein the dielectric constant of the dielectric layer is higher than the dielectric constant of the layer of oxide.

9. (Original) The method of claim 1, wherein the dielectric is silicon nitride (nitride).

**AMENDMENT AND RESPONSE****PAGE 3**

Serial No.: 09/992,880

Attorney Docket No. 125.014US01

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

10. (Previously amended) A method of forming an integrated circuit, the method comprising:

forming an oxide layer on a surface of a substrate, the substrate having a plurality of isolation islands, wherein at least one isolation island is used in forming a semiconductor device;

patternning the oxide layer to expose predetermined areas of the surface of the substrate;

depositing a nitride layer overlaying the oxide layer and the exposed surface areas of the substrate, wherein the nitride layer is in contact with the oxide layer and all of the exposed surface areas created by the patterning of the oxide layer; and

implanting ions through the nitride layer, wherein the nitride layer is an implant screen for the implanted ions.

11. (Original) The method of claim 10, further comprising:

diffusing the ions to form device regions in selected isolation islands in the substrate.

12. (Original) The method of claim 10, further comprising:

using the nitride layer in at least one of the isolation islands as a capacitor dielectric in forming a capacitor.

13. (Currently amended)) The method of claim 10, further comprising:

performing a dry etch to form anisotropic contact openings that extend through the layer of nitride and through the layer of oxide to access selected device regions formed in the substrate by the implanted ions.

14. (Original) The method of claim 13, wherein the dry etch used is a reactive ion dry etch.

15. (Previously amended) A method of forming an integrated circuit, the method comprising:

**AMENDMENT AND RESPONSE**

Serial No.: 09/992,880

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

**PAGE 4**

Attorney Docket No. 125.014US01

forming an oxide layer on a surface of a substrate, the substrate having a plurality of isolation islands, wherein at least one isolation island is used in forming a semiconductor device of the integrated circuit;

Cmt.  
B1

patterned the oxide layer to expose predetermined areas of the surface of the substrate; depositing a dielectric layer overlaying the oxide layer and the exposed surface areas of the substrate, wherein the dielectric layer has a higher dielectric constant than a dielectric constant of the oxide layer, further wherein the dielectric layer is in contact with the oxide layer and all of the exposed surface areas created by the patterning of the oxide layer;

implanting ions through the dielectric layer; diffusing the ions to form device regions in selected isolation islands in the substrate; and using the dielectric layer in at least one of the isolation islands as a capacitor dielectric in forming a capacitor.

16. (Original) The method of claim 15, wherein the capacitor dielectric layer is a layer of silicon nitride.

17. (Original) The method of claim 15, further comprising:  
forming contact openings to the device regions.

18. (Original) The method of claim 17, wherein forming the contact openings further comprises:

using a dry etch to selectively form contact openings through the dielectric layer and the oxide layer to expose selective areas of device regions formed in the substrate under the dielectric layer and the oxide layer.

19. (Original) The method of claim 18, wherein the dry etch forms generally vertical sidewalls in the contact opening with respect to the surface of the substrate.

20. (Original) The method of claim 17, further comprising:

**AMENDMENT AND RESPONSE**

Serial No.: 09/992,880

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

**PAGE 5**

Attorney Docket No. 125.014US01

depositing a layer of metal overlaying the layer of nitride and the exposed device regions through the contact openings; and

patterned the layer of metal contacts to form metal contact regions for each contact opening.

21. (Original) The method of claim 15, wherein the implanting and the diffusing of the ions creates a bottom plate of the MOS capacitor in an associated isolation island.

*C*  
*B*  
22. (Original) The method of claim 21, wherein forming the MOS capacitor further comprises:

depositing a layer of metal overlaying the dielectric layer and an associated contact opening; and

patterned the metal layer to form a top plate and a bottom plate contact region, wherein the bottom plate contact region is in contact with the bottom plate through the contact opening.

23. (Previously amended) A method of forming an integrated circuit, the method comprising:

forming a first oxide layer on a surface of a substrate, the substrate having a plurality of isolation islands, wherein at least one isolation island is used in forming a semiconductor device of the integrated circuit;

patterned the first oxide layer to expose predetermined areas of the surface of the substrate;

implanting and diffusing ions into the substrate to form device regions;

forming a dielectric layer overlaying the oxide layer and the exposed areas of the surface of the substrate, wherein the dielectric layer has a dielectric constant higher than a dielectric constant of the oxide layer, further wherein the dielectric layer is in contact with the oxide layer and all of the exposed surface areas created by the patterning of the oxide layer; and

using the dielectric layer in at least one of the isolation islands as a capacitor dielectric in forming a capacitor.

**AMENDMENT AND RESPONSE**

Serial No.: 09/992,880

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

**PAGE 6**

Attorney Docket No. 125.014US01

24. (Original) The method of claim 23, wherein the dielectric layer is a nitride layer formed by low pressure chemical vapor deposition.

25. (Original) The method of claim 23, further comprising:  
using open tube deposition as a dopant source to form the device regions.

*Cmt.  
B1*

26. (Original) The method of claim 25, wherein the dopant source is phosphorus oxychloride.

27. (Previously amended) The method of claim 25, wherein a non-selective etch is used to expose the surface of the substrate adjacent device regions before the dielectric layer is formed.

28. (Previously amended) The method of claim 27, wherein the non-selective etch uses a wet etchant containing hydrogen fluoride.

29. (Original) The method of claim 23, further comprising:  
forming contact openings to the device regions.

30. (Original) The method of claim 29, wherein forming the contact openings further comprises:

using a dry etch to selectively form contact openings through the dielectric layer and the oxide layer to expose selective areas of device regions formed in the substrate under the capacitor dielectric layer and the oxide layer.

31. (Original) The method of claim 29, wherein one of device regions formed in the isolation island containing the capacitor is a bottom plate and one of the contact openings is formed through the dielectric layer to expose a portion of the bottom plate.

**AMENDMENT AND RESPONSE**

Serial No.: 09/992,880

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

**PAGE 7**

Attorney Docket No. 125.014US01

32. (Original) The method of claim 31, wherein the forming of the capacitor further comprising:

depositing a layer of metal overlaying the dielectric layer and the contact opening to the bottom plate; and

Cmt.  
B1  
patterning the metal layer to form a top plate and a bottom plate contact region, wherein a portion of the dielectric layer is positioned between bottom plate and the top plate and the bottom contact region is in contact with the bottom plate through the contact opening to the bottom plate.

33. (Original) A method of forming a capacitor and a transistor in an integrated circuit, the method comprising:

forming a plurality of isolation islands in a substrate of a first conductivity type with low dopant density, wherein the substrate contains a capacitor isolation island to form the capacitor in and a transistor isolation island to form the transistor in;

forming a base of a second conductivity type in the transistor isolation island adjacent a surface of the substrate;

forming a layer of oxide on a surface of the substrate;

patterning the layer of oxide to form pre-selected exposed surface areas of the substrate;

forming a layer of dielectric over the layer of oxide and the exposed surface areas of the substrate;

implanting dopants of the first conductivity type with high dopant density through the layer of dielectric into the substrate;

diffusing the dopants to form a bottom plate in the capacitor isolation island and an emitter and collector contact in the transistor isolation island, wherein the emitter is formed in a portion of the base, further wherein the bottom plate, the emitter and the collector contact are formed adjacent the surface of the substrate;

using a dry etch to form contact opening through the dielectric layer to the bottom plate in the capacitor isolation island;

**AMENDMENT AND RESPONSE**

Serial No.: 09/992,880

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

**PAGE 8**

Attorney Docket No. 125.014US01

using a dry etch to form a contact opening through the dielectric layer and the oxide layer to the emitter in the transistor isolation island;

using a dry etch to form a contact opening through the dielectric layer to the collector contact in the transistor isolation island;

forming a layer of metal overlaying the dielectric layer and the contact openings; and

etching the layer of metal to form a top plate and a bottom plate contact region in the capacitor isolation region and an emitter contact region and a collector contact region in the transistor isolation region.

*CJL*  
*B1*

34. (Original) The method of claim 33, wherein the dielectric layer is used as an implant screen in implanting the dopants into the respective isolation islands.

35. (Original) The method of claim 33, wherein a portion of the patterned dielectric layer is used as the capacitor dielectric in forming the capacitor.

36. (Original) The method of claim 33, wherein the dielectric layer is a nitride layer.

37. (Original) The method of claim 36, wherein the nitride layer is formed by low pressure chemical vapor deposition.

[ 38-55 (cancelled) ]

*B8*

56. (new) A method of forming an integrated circuit, the method comprising:  
forming a first oxide layer on a surface of a substrate, the substrate having a plurality of isolation islands, wherein at least one of the isolation islands is used to form a capacitor;  
patternning the first oxide layer to expose one or more select areas of the surface of the substrate in select isolation islands;

**AMENDMENT AND RESPONSE**

Serial No.: 09/992,880

Filing Date: November 5, 2001

Title: INTEGRATED CTRCUIT WITH A MOS CAPACITOR

**PAGE 9**

Attorney Docket No. 125.014US01

implanting ions thought the select areas of the surface of the substrate using the patterned first oxide layer as a dopant mask, wherein the ions implanted in each isolation island associated with a capacitor is used to form a bottom plate of the capacitor;

depositing a dielectric layer overlaying the patterned first oxide layer and the exposed surface areas of the substrate, wherein the dielectric layer associated with each isolation island used to form a capacitor is used to form a capacitor dielectric of the capacitor; and

forming a top plate overlaying the dielectric layer in each associated isolation island used to form a capacitor.

*Cmt.  
By*

57. (New) The method of claim 56, wherein the ions are implanted through the dielectric layer in forming the bottom plate of each capacitor.

58. (New) The method of claim 56, wherein the dielectric layer has a dielectric constant higher than the first oxide layer.

59. (New) The method of claim 56, wherein the dielectric layer is nitride.

60. (New) The method of claim 56, wherein the ions are implanted from a  $\text{POCl}_3$  dopant source.

61. (New) The method of claim 56, further comprising:

forming a second oxide layer overlaying the patterned first oxide layer and the exposed surface areas of the substrate;

implanting the ions through the second oxide layer in forming each bottom plate for an associated capacitor; and

removing the second oxide layer.

62. (New) The method of claim 56, wherein removing the second oxide layer further comprises:

**AMENDMENT AND RESPONSE****PAGE 10**

Serial No.: 09/992,880

Attorney Docket No. 125.014US01

Filing Date: November 5, 2001

Title: INTEGRATED CIRCUIT WITH A MOS CAPACITOR

*Confidential*  
*B2*

performing a non-selective etch.

63. (New) The method of claim 62, wherein the non-selective etch includes hydrofluoric acid.

64. (New) The method of claim 63, wherein the non-selective etch is a wet etch.